function integer log2;
input integer x;
integer n, m;
begin
n = 0;
m = 1;
while (m < x) begin
n = n + 1;
m = m * 2;
end
log2 = n;
end
endfunction
'Programming > Verilog' 카테고리의 다른 글
AXI Buffer (1) | 2020.04.04 |
---|---|
AXI FIFO (0) | 2020.02.13 |
AXI Register Slice (0) | 2020.02.12 |
Verilog Generate (2) | 2018.07.05 |
Xilinx bootgen (0) | 2017.06.21 |