When you are using very large concatenated signals in Vivado simulation, it may cause elaborate step failure. You can release this problem with breaking into several smaller signals.
AR# 62969 says it may be fixed in 2015.1 version, however, it still exists in 2017.2 version
'Programming > Xilinx' 카테고리의 다른 글
| SDK baremetal HW-time measurement (0) | 2021.12.07 |
|---|---|
| SDK pointer vs array (0) | 2021.12.04 |
| Vivado [Opt 31-67] Issue (0) | 2020.12.30 |
| ZCU102 Evaluation Kit SODIMM issue (0) | 2020.12.21 |
| UART terminal on remote RaspberryPI (0) | 2020.12.18 |