Because the original SODIMM from Micron no longer produced, the newer ZCU102 boards have changed SODIMM (You can find this issue from Xilinx AR#71961).

If you have ZCU102 Evaluation board labeled as 0432055-05 and you are using some old version of Vivado, you may have to change some parameters from either of followings:

 

1. Change in each Vivado project

You can change some DRAM parameters from block design - Zynq Ultrascale+ MPSoC - DDR Controller

 

2. Change in board preset

You can find a board preset file from <Xilinx install directory>/Vivado/<version>/data/boards/board_files/zcu102/<board_version>/preset.xml

 

Among so many parameters, you have to change 4 parameters: 

PSU__DDRC__DRAM_WIDTH 8 Bits -> 16 Bits

PSU__DDRC__DEVICE_CAPACITY 4096 MBits -> 8192 MBits

PSU__DDRC__BG_ADDR_COUNT 2 -> 1

PSU__DDRC__ROW_ADDR_COUNT 15 -> 16

 

If you have changed the board preset, you don't have to change from your Vivado project. You can just use auto preset.

 

'Programming > Xilinx' 카테고리의 다른 글

SDK pointer vs array  (0) 2021.12.04
ERROR: [USF-XSim-62] 'elaborate' step failed with errors  (0) 2021.01.14
Vivado [Opt 31-67] Issue  (0) 2020.12.30
UART terminal on remote RaspberryPI  (0) 2020.12.18
Multi Hardware Server Issue  (0) 2020.12.18

+ Recent posts