When you get [Opt 31-67] Problem from running Vivado opt_design phase, you have to check all the related input/output pins. If one of your input/output pins is not connected, it can occur. And also, even if you connect all the input/output pins, it can occur with a non-driving output pin.
'Programming > Xilinx' 카테고리의 다른 글
| SDK pointer vs array (0) | 2021.12.04 |
|---|---|
| ERROR: [USF-XSim-62] 'elaborate' step failed with errors (0) | 2021.01.14 |
| ZCU102 Evaluation Kit SODIMM issue (0) | 2020.12.21 |
| UART terminal on remote RaspberryPI (0) | 2020.12.18 |
| Multi Hardware Server Issue (0) | 2020.12.18 |